Upstream: https://gitlab.com/qemu-project/qemu.git Upstream-Commit: d2e570cc0f97b936902a5b1b86b73c0f5998b475
42 lines
1.4 KiB
ReStructuredText
42 lines
1.4 KiB
ReStructuredText
Tenstorrent Atlantis (``tt-atlantis``)
|
|
======================================
|
|
|
|
The Tenstorrent Atlantis platform is a collaboration between Tenstorrent
|
|
and CoreLab Technology. It is based on the Atlantis SoC, which includes
|
|
the Ascalon-X CPU and other IP from Tenstorrent and CoreLab Technology.
|
|
|
|
The Tenstorrent Ascalon-X is a high performance 64-bit RVA23 compliant
|
|
RISC-V CPU.
|
|
|
|
tt-atlantis QEMU model features
|
|
-------------------------------
|
|
|
|
* 8-core Ascalon-X CPU Cluster
|
|
* RISC-V compliant Advanced Interrupt Architecture
|
|
* 16550A compatible UART
|
|
|
|
Known limitations
|
|
-----------------
|
|
|
|
The QEMU tt-atlantis machine does not yet model every device on the
|
|
real platform. Notably:
|
|
|
|
* There is no PCI host bridge, so virtio-pci devices cannot be
|
|
attached. Boots that need block storage must use ``-initrd`` with
|
|
an initramfs.
|
|
* The DesignWare UART is modelled with QEMU's ns16550-compatible
|
|
``serial_mm`` device; DesignWare-specific registers beyond that
|
|
set return 0.
|
|
|
|
Supported software
|
|
------------------
|
|
|
|
The Tenstorrent Ascalon CPUs avoid proprietary or non-standard
|
|
extensions, so compatibility with existing software is generally
|
|
good. The QEMU tt-atlantis machine works with upstream OpenSBI
|
|
and Linux with default configurations.
|
|
|
|
The development board hardware will require some implementation
|
|
specific setup in firmware which is being developed and may
|
|
become a requirement or option for the tt-atlantis machine.
|