Yaya48
cf256aa081
Upstream: https://gitlab.com/qemu-project/qemu.git Upstream-Commit: d2e570cc0f97b936902a5b1b86b73c0f5998b475
61 lines
1.9 KiB
C
61 lines
1.9 KiB
C
/*
|
|
* PowerPC ISAV3 BookS emulation generic mmu helpers for qemu.
|
|
*
|
|
* Copyright (c) 2017 Suraj Jitindar Singh, IBM Corporation
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "system/memory.h"
|
|
#include "cpu.h"
|
|
#include "mmu-hash64.h"
|
|
#include "mmu-book3s-v3.h"
|
|
|
|
#define PPC64_V3_PATE_SIZE 16 /* two 64-bit words */
|
|
|
|
bool ppc64_v3_get_pate(PowerPCCPU *cpu, target_ulong lpid, ppc_v3_pate_t *entry)
|
|
{
|
|
uint64_t patb = cpu->env.spr[SPR_PTCR] & PTCR_PATB;
|
|
uint64_t pats = cpu->env.spr[SPR_PTCR] & PTCR_PATS;
|
|
uint64_t table_size;
|
|
uint64_t entries;
|
|
|
|
/*
|
|
* The POWER9 Processor User's Manual, section 4.9.4, specifies that
|
|
* POWER9 ignores PTCR[PATS] and only supports a 64 KiB partition table.
|
|
*/
|
|
if (cpu->env.excp_model == POWERPC_EXCP_POWER9) {
|
|
pats = 4;
|
|
}
|
|
table_size = 1ULL << (pats + 12);
|
|
|
|
/* Check if partition table is properly aligned */
|
|
if (patb & (table_size - 1)) {
|
|
return false;
|
|
}
|
|
|
|
/* Calculate number of entries */
|
|
entries = table_size / PPC64_V3_PATE_SIZE;
|
|
if (entries <= lpid) {
|
|
return false;
|
|
}
|
|
|
|
/* Grab entry */
|
|
patb += PPC64_V3_PATE_SIZE * lpid;
|
|
entry->dw0 = ldq_phys(CPU(cpu)->as, patb);
|
|
entry->dw1 = ldq_phys(CPU(cpu)->as, patb + 8);
|
|
return true;
|
|
}
|