Upstream: https://gitlab.com/qemu-project/qemu.git Upstream-Commit: d2e570cc0f97b936902a5b1b86b73c0f5998b475
141 lines
3.7 KiB
C
141 lines
3.7 KiB
C
/*
|
|
* QTest for Intel IOMMU (VT-d) with iommu-testdev
|
|
*
|
|
* This QTest file is used to test the Intel IOMMU with iommu-testdev so that
|
|
* we can test VT-d without any guest kernel or firmware.
|
|
*
|
|
* Copyright (c) 2026 Fengyuan Yu <[email protected]>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "libqtest.h"
|
|
#include "libqos/pci.h"
|
|
#include "libqos/pci-pc.h"
|
|
#include "hw/i386/intel_iommu_internal.h"
|
|
#include "hw/misc/iommu-testdev.h"
|
|
#include "libqos/qos-intel-iommu.h"
|
|
|
|
#define DMA_LEN 4
|
|
|
|
static uint64_t intel_iommu_expected_gpa(uint64_t iova)
|
|
{
|
|
return (QVTD_PT_VAL & VTD_PAGE_MASK_4K) + (iova & 0xfff);
|
|
}
|
|
|
|
static void run_intel_iommu_translation(const QVTDTestConfig *cfg)
|
|
{
|
|
QTestState *qts;
|
|
QPCIBus *pcibus;
|
|
QPCIDevice *dev;
|
|
QPCIBar bar;
|
|
|
|
if (!qtest_has_machine("q35")) {
|
|
g_test_skip("q35 machine not available");
|
|
return;
|
|
}
|
|
|
|
/* Initialize QEMU environment for Intel IOMMU testing */
|
|
qts = qtest_initf("-machine q35 -smp 1 -m 512 -net none "
|
|
"%s -device iommu-testdev",
|
|
qvtd_iommu_args(cfg->trans_mode));
|
|
|
|
/* Check CAP/ECAP capabilities for required translation mode */
|
|
if (!qvtd_check_caps(qts, cfg->trans_mode)) {
|
|
qtest_quit(qts);
|
|
return;
|
|
}
|
|
|
|
/* Setup and configure IOMMU-testdev PCI device */
|
|
dev = qvtd_setup_qtest_pci_device(qts, &pcibus, &bar);
|
|
g_assert(dev);
|
|
|
|
g_test_message("### Intel IOMMU translation mode=%d ###", cfg->trans_mode);
|
|
qvtd_run_translation_case(qts, dev, bar, Q35_HOST_BRIDGE_IOMMU_ADDR, cfg);
|
|
g_free(dev);
|
|
qpci_free_pc(pcibus);
|
|
qtest_quit(qts);
|
|
}
|
|
|
|
static void test_intel_iommu_legacy_pt(void)
|
|
{
|
|
QVTDTestConfig cfg = {
|
|
.trans_mode = QVTD_TM_LEGACY_PT,
|
|
.dma_gpa = QVTD_IOVA, /* pass-through: GPA == IOVA */
|
|
.dma_len = DMA_LEN,
|
|
.expected_result = 0,
|
|
};
|
|
|
|
run_intel_iommu_translation(&cfg);
|
|
}
|
|
|
|
static void test_intel_iommu_legacy_trans(void)
|
|
{
|
|
QVTDTestConfig cfg = {
|
|
.trans_mode = QVTD_TM_LEGACY_TRANS,
|
|
.dma_gpa = intel_iommu_expected_gpa(QVTD_IOVA),
|
|
.dma_len = DMA_LEN,
|
|
.expected_result = 0,
|
|
};
|
|
|
|
run_intel_iommu_translation(&cfg);
|
|
}
|
|
|
|
static void test_intel_iommu_scalable_pt(void)
|
|
{
|
|
QVTDTestConfig cfg = {
|
|
.trans_mode = QVTD_TM_SCALABLE_PT,
|
|
.dma_gpa = QVTD_IOVA, /* pass-through: GPA == IOVA */
|
|
.dma_len = DMA_LEN,
|
|
.expected_result = 0,
|
|
};
|
|
|
|
run_intel_iommu_translation(&cfg);
|
|
}
|
|
|
|
static void test_intel_iommu_scalable_slt(void)
|
|
{
|
|
QVTDTestConfig cfg = {
|
|
.trans_mode = QVTD_TM_SCALABLE_SLT,
|
|
.dma_gpa = intel_iommu_expected_gpa(QVTD_IOVA),
|
|
.dma_len = DMA_LEN,
|
|
.expected_result = 0,
|
|
};
|
|
|
|
run_intel_iommu_translation(&cfg);
|
|
}
|
|
|
|
static void test_intel_iommu_scalable_flt(void)
|
|
{
|
|
QVTDTestConfig cfg = {
|
|
.trans_mode = QVTD_TM_SCALABLE_FLT,
|
|
.dma_gpa = intel_iommu_expected_gpa(QVTD_IOVA),
|
|
.dma_len = DMA_LEN,
|
|
.expected_result = 0,
|
|
};
|
|
|
|
run_intel_iommu_translation(&cfg);
|
|
}
|
|
|
|
int main(int argc, char **argv)
|
|
{
|
|
g_test_init(&argc, &argv, NULL);
|
|
|
|
/* Legacy mode tests */
|
|
qtest_add_func("/iommu-testdev/intel/legacy-pt",
|
|
test_intel_iommu_legacy_pt);
|
|
qtest_add_func("/iommu-testdev/intel/legacy-trans",
|
|
test_intel_iommu_legacy_trans);
|
|
|
|
/* Scalable mode tests */
|
|
qtest_add_func("/iommu-testdev/intel/scalable-pt",
|
|
test_intel_iommu_scalable_pt);
|
|
qtest_add_func("/iommu-testdev/intel/scalable-slt",
|
|
test_intel_iommu_scalable_slt);
|
|
qtest_add_func("/iommu-testdev/intel/scalable-flt",
|
|
test_intel_iommu_scalable_flt);
|
|
|
|
return g_test_run();
|
|
}
|