Yaya48/dolphin
1
0 Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
40,948 Commits 2 Branches 0 Tags
7dfea144b9eaa4d6cce1b8ed8d48f51816812687
Commit Graph
40948 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Tilka 7dfea144b9 Merge pull request #12324 from Pokechu22/vertex-loader-dummy-tex-coords 
VertexLoader: Fixes and cleanup related to skipped components
 2023-12-04 13:06:19 +00:00
Tilka b7ba3f5631 Merge pull request #12356 from noahpistilli/correct-wc24-files 
Data: Correct wc24recv.ctl file
 2023-12-04 13:01:35 +00:00
Sketch b1759477f3 Data: Correct wc24recv.ctl file 2023-12-03 21:07:12 -05:00
Tilka 96c256f97a Merge pull request #12354 from Pokechu22/movie-extensionnumber 
Use ExtensionNumber in Movie.cpp
 2023-12-03 20:16:58 +00:00
Pokechu22 1c62ebc9fb Use ExtensionNumber in Movie.cpp 2023-12-03 11:36:54 -08:00
Mai 27be8c087e Merge pull request #12295 from sepalani/arp-check 
BBA/HLE: Fix GC homebrew if_config not working
 2023-12-03 11:26:00 -05:00
Mai 98eda4dc9f Merge pull request #12351 from TryTwo/bugfix_data_symbols 
PPCSymbolDB. Bugfix. Fix .data symbols not loading
 2023-12-03 11:17:44 -05:00
Mai 87256e3ec3 Merge pull request #12353 from JosJuice/hle-discard-cr 
PPCAnalyst: Clear crInUse on HLE
 2023-12-03 09:20:29 -05:00
JosJuice 05864ceddd PPCAnalyst: Clear crInUse on HLE 
This should have been done when rebasing 6cc4f593e5 after the merge of
3a00ff625e. There are no correctness implications as far as I know,
only very minor performance implications.
 2023-12-03 14:20:45 +01:00
TryTwo 92532c8d3a PPCSymbolDB. Bugfix. Fix .data symbols not loading, unless they were aligned to 4 bytes. 
.data symbols point to memory values and can be any byte or length of bytes (such as a string).
 2023-12-03 00:03:28 -07:00
Pokechu22 69cf8b3470 VertexLoader: Use Common::SmallVector 2023-12-02 15:54:52 -08:00
Pokechu22 4116344785 VertexLoader: Remove unnecessary calls to VertexLoader_TextCoord::GetDummyFunction 2023-12-02 15:54:52 -08:00
Pokechu22 36796abc08 VertexLoader: Fix wrong array being used if color 1 is present but color 0 isn't 
This worked correctly on the JIT vertex loaders, and for the equivalent case with texture coordinates. I'm not aware of any games this affects (but libogc does mention a semi-related scenario at https://github.com/devkitPro/libogc/blob/6bc0317c7d52063c2d2b48b721520093c76432a9/gc/ogc/gx.h#L1855-L1857.)
 2023-12-02 15:54:52 -08:00
Pokechu22 1ee6824324 VertexLoaderTest: Add test for skipped texture coordinates 
Jimmie Johnson's Anything with an Engine is known to use texture coordinate 7 (and only texture coordinate 7) in some cases. There are a lot of possible edge-cases, so this test brute-forces all combinations with coordinates 0, 1, and 2.
 2023-12-02 15:54:52 -08:00
Pokechu22 530590d162 VertexLoaderTest: Add test for skipped colors 
This test fails with the non-JIT vertex loader due to an issue fixed in a later commit in this PR. (Note that the non-JIT vertex loader is only used on machines where no JIT is available or if COMPARE_VERTEXLOADERS is enabled in VertexLoaderBase.cpp.)
 2023-12-02 15:53:59 -08:00
Mai 4f3f208fe4 Merge pull request #12348 from JosJuice/jitarm64-imm-msr-fastmem 
JitArm64: Fix updating MEM_REG with imm MSR without fastmem
 2023-12-02 17:53:28 -05:00
JosJuice 253afee315 JitArm64: Fix updating MEM_REG with imm MSR without fastmem 
Dolphin would crash when running with a fastmem arena but without
fastmem. This regression was caused by merging 9192128c50 without
adapting it after the merge of 0606433404.
 2023-12-02 17:26:33 +01:00
Admiral H. Curtiss 85f4a460f9 Merge pull request #12184 from noahpistilli/kd-mail-send 
IOS/KD: Implement Send Mail
 2023-12-02 17:15:56 +01:00
Admiral H. Curtiss a753022aa7 Merge pull request #12344 from noahpistilli/kd-download-time-fix 
IOS/KD: Set download span if download task not found
 2023-12-02 17:13:45 +01:00
Sketch e07087e43c IOS/KD: Set download span if download task not found 2023-12-01 23:15:27 -05:00
Mai c54e8d733f Merge pull request #12347 from JosJuice/jitarm64-paired-offset 
JitArm64: Use ADDI2R for psq_lXX/psq_stXX immediate offsets
 2023-12-01 20:15:06 -05:00
JosJuice b1987d0187 JitArm64: Use ADDI2R for psq_lXX/psq_stXX immediate offsets 
This simplifies the source code, and slightly improves the emitted code
in some cases.
 2023-12-01 21:31:11 +01:00
JosJuice 67791d227c JitArm64: Add special zero case to ADDI2R 
This normally doesn't reduce the instruction count, but is nonetheless
useful on CPUs that can do 0-cycle moves.
 2023-12-01 21:31:11 +01:00
JosJuice 25ffb0dbfc JitArm64: Mask input to 32-bit ADDI2R 
In case the input was a s32 that got sign extended as part of conversion
to u64.
 2023-12-01 21:26:37 +01:00
Sketch b46fcf9032 IOS/KD: Implement Send Mail 2023-12-01 19:55:32 +01:00
Sketch 2c3d05423d IOS/KD/VFF: Implement reading from VFF 2023-12-01 19:53:01 +01:00
Sketch 0d908a83e7 Common/HTTP: Implement Multiform 2023-12-01 19:52:21 +01:00
Mai 5f7e9d3bf1 Merge pull request #12320 from JosJuice/jitarm64-mmu-order 
PowerPC: Unify "FromJit" MMU functions
 2023-11-30 18:34:32 -05:00
Mai d85cb749c0 Merge pull request #11382 from skyfloogle/traversal-fix-2 
Traversal: Use low TTL for probe packet
 2023-11-30 18:03:50 -05:00
Mai d67f54b175 Merge pull request #12186 from TellowKrinkle/MultiTextureComputeMetal 
VideoBackends:Metal: Support multiple compute textures
 2023-11-30 17:46:02 -05:00
Admiral H. Curtiss 163acb5d2c Merge pull request #12339 from Tilka/bruise 
GameSettings: add patch to disable interlacing in Black & Bruised
 2023-11-30 21:08:15 +01:00
Admiral H. Curtiss 529a51d653 Merge pull request #12341 from JosJuice/jitarm64-msr-pc-order 
JitArm64: Fix JitAsm without entry points map
 2023-11-30 20:44:33 +01:00
JosJuice 4b50a38cf6 JitArm64: Fix JitAsm without entry points map 
This must have broken in a rebase of one of my recently merged PRs.

Dolphin still worked correctly with this bug, for two reasons:

1. Most AArch64 users are not on Windows, and therefore normally do have
   the entry points map.
2. When the bug was triggered, Dolphin would fall back to the slower
   path rather than crashing.
 2023-11-30 20:11:02 +01:00
TellowKrinkle 394dd02d0a VideoBackends:Metal: Support multiple compute textures 2023-11-29 18:45:11 -06:00
TellowKrinkle a399dc43a1 VideoBackends:Metal: Align utility uniform sizes 
Prevents complaining from validation layers
 2023-11-29 18:45:11 -06:00
Tillmann Karras d12642b392 GameSettings: add patch to disable interlacing in Black & Bruised 2023-11-29 23:59:33 +00:00
Mai 89963c287c Merge pull request #11958 from JosJuice/jitarm64-dispatcher-microopt 
JitArm64: Dispatcher optimizations
 2023-11-29 16:54:09 -05:00
Mai 2d0e577f8f Merge pull request #12340 from JosJuice/jit-gp-check-discard-cr 
PPCAnalyst: Don't discard CR before gather pipe interrupt check
 2023-11-29 16:51:03 -05:00
JosJuice bddcf60673 PPCAnalyst: Don't discard CR before gather pipe interrupt check 
This fixes a frequently occurring JitArm64 assert caused by merging
6cc4f593e5 without adapting it to the changes made in 5902b5b113.
 2023-11-29 21:53:13 +01:00
JosJuice 06c7862160 JitArm64: Rearrange dispatcher instructions to improve scheduling 
Loads can take a little while to complete.
 2023-11-29 19:13:09 +01:00
JosJuice 9e970bcb30 JitArm64: Optiming shifting and masking PC in slow dispatcher 
Instead of shifting left by 1, we can first shift right by 2 and then
left by 3. This is both faster and smaller, because we get the right
shift for free with the masking and the left shift for free with the
address calculation. It also happens to match the pseudocode more
closely, which is always nice for readability.
 2023-11-29 19:13:09 +01:00
JosJuice c9347a2a19 JitArm64: Use LDP in slow dispatcher 
With one LDP instruction, we can replace two LDR instructions.
 2023-11-29 19:13:09 +01:00
JosJuice 4a4e7d9b8a Jit: Swap locations of effectiveAddress and msrBits 
This slightly improves instruction-level parallelism in Jit64's slow
dispatcher by shifting the PC left instead of the MSR.

In the past, this also enabled an optimization in JitArm64's fast path
where we could use LDP to load normalEntry and msrBits in one
instruction, but this was superseded by fd9c970.
 2023-11-29 19:13:09 +01:00
JosJuice 3df09f349d JitArm64: Prefer X8 and up for temporary registers in JitAsm 
Just to make the code easier to understand at a glance. I especially
found it a bit annoying to reason about whether callee-saved registers
like W28 were being used because we needed a callee-saved register or
just for no reason in particular.

X8 and up is what compilers normally use when they're not register
starved.
 2023-11-29 19:13:03 +01:00
Mai 0a62b30cd4 Merge pull request #11906 from noahpistilli/request-register-user-id 
IOS/KD: Implement Request Register User ID
 2023-11-29 03:31:59 -05:00
Mai 02de58eb2c Merge pull request #12337 from Tilka/imm16 
Jit64: fix invalid instruction encoding
 2023-11-29 01:10:22 -05:00
Tillmann Karras f6131e9703 Jit64: fix invalid instruction encoding 
This is a recent regression introduced in
c70dcf99dd.
 2023-11-29 05:49:02 +00:00
Mai a7216a3035 Merge pull request #9857 from JosJuice/jitarm64-cr-analysis 
PPCAnalyst: Allow more reordering of CR operations
 2023-11-28 21:01:07 -05:00
Sketch f2607cdd74 IOS/KD: Implement Request Register User ID 2023-11-28 20:40:15 -05:00
Mai b7435be90a Merge pull request #12298 from Shoegzer/master 
Update default IP for HLE BBA
 2023-11-28 22:45:17 +01:00